00846 2200301 4500001002100000005001500021035002000036007000300056008003900059020002200098040001200120090002000132100003100152245013300183250001000316260003000326300003500356500001100391700001800402700001900420850001200439041000800451043001200459504002800471852001200499999002000511990001300531INLIS00000000002101120171213022833 a0010-1217000093ta171213 | | |  a978-602-432-259-5 aJIPDSUR aCB-D13/2017-673 aBarlian Henryranu Prasetio1 aDesain sistim digital menggunakan FPGA dan VHDL: Teori dan aplikasi /cBarlian Henryranu Prasetio, Rizal Maulana, Dahnial Syauqy acet.1 aMalang :bUB Press,c2017 axv,126 hlm. :bilus. ;c24 cm. aIndeks0 aRizal Maulana0 aDahnial Syauqy aJIPDSUR aInd aa-io-ji aBibliografi hlm 109-110 aJIPDSUR aCB-D13/2017-673 aDPK15829